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Variable retention time (VRT) phenomenon is one of the main sources which 
degrade the retention time of DRAM cell, and this phenomenon becomes recently serious 
issue in DRAM cell transistor. Through various researches, it is revealed that the origin of 
VRT phenomenon is gate-induced drain leakage (GIDL) current random telegraph noise 
(RTN). Thus, comprehensive analyses on traps causing GIDL current RTN should be 
implemented in order to accurately understand VRT phenomenon. So far, researches on 
GIDL current RTN in band-to-band tunneling (BTB) current region have been mainly 
conducted. The characteristics of trap-detrap site causing RTN in BTB GIDL current have 
been analyzed in various literatures based on the GIDL RTN measurement data. However, 
with device and supply voltage scaling, researches on GIDL current RTN in TAT region 
become important topics since GIDL current through trap-assisted tunneling (TAT) 
mainly flows in the low supply voltage region. And, on the contrast to other current RTN, 
two trap sites (trap-detrap site and generation-recombination site) cause RTN in TAT 
GIDL current, which suggests that more characteristics should be accurately analyzed. 
Nevertheless, there are great lack of the researches on TAT GIDL current RTN and 
several weaknesses for accurately extracting the characteristics of trap sites. 
In this thesis, two trap sites causing GIDL current RTN in TAT current region were 
physically analyzed. The depth and energy level of traps were extracted based on the 
measurement data in TAT GIDL current RTN in case of trap-detrap site inside silicon 
ii 
dioxide. And, the method for extracting the distance between two trap sites was proposed 
and the distance between two trap sites was actually extracted using the ratio between two 
TAT GIDL current levels and proper effective permittivity of two different materials.  
Second, trapping mechanism was also determined using activation energy comparison 
of time constants. And, RTN in GIDL current was for the first time measured as a result 
of electron trapping from conduction band rather than from valence band. 
The GIDL current RTN in Buried-Gate CAT (BCAT) array which is used as DRAM 
cell transistor was actually measured. Especially, the method for extracting the trap 
characteristics was explained as trap-detrap site was located inside silicon (drain region) 
as well as conventional trap-detrap sites located in the dielectric or at interface for the 
first time. The physical characteristics of two trap sites was actually analyzed in case of 
trap-detrap site inside drain region based on the measurement data of RTN in TAT GIDL 
current. The researches explained in this thesis provide the insight for understanding and 
analyzing the GIDL RTN in TAT current region. Moreover, these can be useful in order to 
understand VRT phenomenon and research the method for reducing VRT phenomenon. 
 
Keywords : Trap-assisted tunneling GIDL current RTN, trap-detrap site, distance 
between two trap sites, trapping mechanism 
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Thus far, dynamic random access memory (DRAM) cell which consists of 1 access 
transistor and 1 storage capacitor has been used as main memory cell. The data is stored 
in the storage capacitor of DRAM cell. The retention time for which the charge state can 
be retained in storage capacitor without charge loss should be longer than standard refresh 
time (64 ms) [1]. However, the charge in storage capacitor discharges from the storage 
capacitor due to the various leakage compoments in DRAM cell, which results in 
retention-time degradation [2],[3]. Fig. 1.1 illustrates the various leakage current 
components in DRAM cell. Among the various leakage current components, gate induced 
drain leakage (GIDL) current has the largest portion of leakage current components. This 
means that GIDL current mainly affects the rentetion characteristics of DRAM cell. 
  Random telegraph noise (RTN)-like fluctuation in retention time which is called 
variable retention time (VRT) occurs in DRAM cell, which degrades the rention 
characteristics of DRAM cell. A part of DRAM cells can become fail bit due to the VRT 
phenomenon. The VRT phenomenon was reported in many literatures such as Yaney et al. 
in 1987 [4] and Restle et al. in 1992 [5]. Fig. 1.2 shows the RTN-like VRT phenomenon 
of DRAM cell reported in above two literatures. Since then, many research groups have 
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attempted to reveal the origin of VRT phenomenon. In Yuki Mori’s literature at 2005, it 
is reported that the origin of VRT phenomenon is junction leakage current fluctuation as 


















• (1) : junction leakage current
• (2) : Gate Induced Drain Leakage
(GIDL)
 Main leakage component
• (3) : Isolation leakage current
• (4) : Sub-threshold leakage          
current
• (5) : Capacitor leakage current
• (6) : Gate leakage current
(6)
 
Fig. 1.1 Illustration of leakage current components in DRAM cell 
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(a) (b)
 
Fig. 1.2 Retention time (hold time) with respect to time : (a) Ref. [4] and (b) Ref. [5] 
 
  The RTN in junction leakage current (or RTN in GIDL current) is caused by trap-
detrap site. There are various researches on the models of trap-detrap site causing RTN in 
junction leakage current. In 2006, Ohyu et al. reported that VRT phenomenon was caused 
by bistable vacancy-oxygen complex defect (V2Ox) [7],[8]. And, other literatures also 
reported that RTN in GIDL current occurs by trap-detrap site inside silicon which has bi-
stable or multi-level energy states, which can be verified by Ea difference of time 
constants in GIDL current RTN [6],[9] (structural fluctuation model). Fig. 1.3 shows the 
lattice configuration of bi-stable trap-detrap site casuing RTN in junction leakage current 
[10].  
  However, there are other viewpoints for interpreting the RTN in junction leakage 
current. The viewpoints are that RTN in junction leakage current (GIDL current) is 
occured by trap-detrap site in dielectric or at interface. The carrier capture into the trap-
detrap site induces electric-field variation at the silicon/dielectric interface, which results 
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in GIDL current variation [11],[12]. Fig. 1.4 shows the illustration on the electric field 
variation in energy band diagram with an electron capture into the trap-detrap site. 
Recently, RTN in GIDL current has been mainly interpreted in the viewppoint of the trap-
detrap site in dielectric or at interface. 
So far, researches on GIDL current RTN have been almost conducted in band-to-band 
tunneling (BTB) GIDL current region [11, 13-15]. The physical characteristics (depth, 
energy level, capture cross section, RTN amplitude) of trap-detrap site causing RTN in 
BTB GIDL current were extracted in various literatures [11],[15]. First, the equation for 
the depth and energy level of trap-detrap site was derived using energy band diagram in 
Fig. 1.5. In order to derive the depth equation of trap-detrap site, grand partition theorem 









   
 
                  (1.1) 
 
In this equation, τc and τe are capture time and emission time extracted from GIDL 
current RTN measurement, respectively. The definition of τc and τe are indicated in below 
figure (Fig. 1.6). g is the degeneracy factor which is generally assumed to be one, k is 
Boltzmann’s constant, and T is absolute temperature. And, ET is the energy level of trap-
detrap site and EF is Fermi level of drain region. After expressing the ET and EF with 
various parameters in Fig. 1.5 followed by differentiating with respect to VDG, the depth 
of trap-detrap site (xT) can be expressed as follows [11]: 
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where Tox is the oxide thickness and ψs is surface potential of drain region which is 
expressed in Ref. [11]. Energy level of trap-detrap site (ECox – ET) can be also extracted 
using Eq. (1.1) and calculated xT. In the Ref. 11, RTN in BTB GIDL current region was 
measured as shown in Fig. 1.7. Based on the above equations and extracted time 
constants with respect to VDG, the depth and energy level of trap-detrap site causing GIDL 
current RTN could be extracted to 0.55 nm and 3.55 eV, respectively, as indicated Fig. 1.8 
(a) and (b). 
Also, capture cross section of trap-detrap site was extracted from the GIDL RTN 
measurement data. Time-domain RTN in BTB GIDL current was measured in 
conventional n-MOSFET as shown in Fig. 1.9 (a) [15]. In terms of hole trapping, time 
constants with respect to VDG were extracted as indicated in Fig. 1.9 (b). These data were 
used to extract the depth and energy level of trap-detrap site. In addition, capture cross 
section of trap-detrap site (σc) could be extracted using the equation in inset of Fig. 1.9 (c). 
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Fig. 1.3 Lattice configuration of bi-stable trap-detrap site casuing RTN in junction 
leakage current (Yuki Mori et al., APL in 2010 [10]) 
 
 
Fig. 1.4 Illustration on the electric field variation in energy band diagram with an electron 
capture into the trap-detrap site (Byoungchan Oh et al., TED in 2011 [11]) 















Fig. 1.5 Energy band diagram and realated parameters in band-to-band tunneling GIDL 





site being captured (τe)






Fig. 1.6 The definition of τc and τe in time domain GIDL current RTN 
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(a)                             (b) 
Fig. 1.8 (a) Variation of τc & τe, time constant ratio ln(τc/τe) and its linear slope with 
respect to VDG and (b) extracted location of trap-detrap site in energy band diagram [11]. 





Fig. 1.9 (a) Measured time-domain RTN in BTB GIDL current with respect to VDG, (b) 
extracted capture and emission time in terms of hole trapping and (c) capture cross 
section (σc) of GIDL RTN-induced trap-detrap site [15] 
 
However, with device and supply voltage scaling (1.2 or 1.1 V supply voltage), GIDL 
current through trap-assisted tunneling (TAT) mainly flows in the low supply voltage 
region (or lower electric field region) as verified in Fig. 1.10. Fig. 1.10 shows the IGIDL-VD 
curves with various temperatures. In these curves, it is noted that there are weak VD 
dependence on IGIDL in 1.1-1.2 V of VD. On the other hand, IGIDL has strong temperature 
dependence in 1.1-1.2 V of VD. This suggests that GIDL current mainly flows through 
trap-assisted tunneling (TAT) in this VD range.  
- 10 - 
Fig. 1.11 (a) demonstrates the two trap sites (generation-recombination site (G-R site) 
and trap-detrap site) causing RTN in TAT GIDL current in energy band diagram of GIDL 
current region. Fig. 1.11 (b) also indicates above two trap sites in the cross-section view 
of planar MOSFET. As indicated in Fig. 1.11, two trap sites should be involved in order 
to occur RTN in TAT GIDL current unlike RTN in other current. The G-R site is just 
stepping-stone for the TAT GIDL current. From the charge-state fluctuation model, the 
current fluctuation was considered to be caused by the interaction between the trap-detrap 
site and G-R site [10]. Since two trap sites are involved for RTN in TAT GIDL current, 
more characteristics of trap sites should be analyzed. Thus, the researches on RTN in TAT 
GIDL current become important topics. 
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Fig. 1.10. IGIDL-VD curves with various temperatures. 




















(a)                           (b) 
Fig. 1.11. Demonstrations on RTN in TAT GIDL current caused by two trap sites in (a) 
energy band diagram and (b) cross-section view of planar MOSFET. 
 
There have been several researches on the RTN in TAT GIDL current in various 
literatures [16-18]. Most of the literatures, the TAT GIDL current in drain-to-substrate 
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where IGR is the thermal generation current via G-R site, σ is the capture cross-section of 
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the G-R site, F is the surface electric field at the G-R site, and FГ is a constant determined 
by the effective mass of an electron (m*) which can be represented as follows: 
 





                       (1.5) 
 
where   is reduced Planck constant, k is Boltzmann’s constant and T is absolute 
temperature. The value of the electron effective mass ranges from 0.3m0 to 0.4m0 [21]. 
In addition to the characteristics of trap sites such as depth, energy level and capture 
cross section mentioned above, the distance between two trap sites is also important 
parameters for analyzing the RTN in TAT GIDL current. In order to extract distance 
between two trap sites causing RTN in TAT GIDL current, the equation for TAT GIDL 
current ratio before and after electron capture into the trap-detrap site should be 
accurately derived and utilized. Thus far, there are couple of researches on TAT GIDL 
current ratio before and after electron capture into the trap-detrap site [12],[17]. However, 
these researches have remained on the basic stage yet. Moreover, each research has been 
several weaknesses for accurately extracting the distance between two trap sites causing 
RTN in TAT GIDL current region. The various researches on TAT GIDL current ratio that 
have been conducted until now will be explained in this section. 
As a first step, it was simply assumed that the direction of electric field variation (ΔF) 
due to electron capture in the trap-detrap site was parallel to that of electric field due to 
the drain-to-gate voltage, Fempty [17]. That is, the electric field at the G-R site when the 
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trap-detrap site is filled with electron (Ffilled) is equal to Fempty plus ΔF. With this 
assumption, the ratio between the trap-assisted tunneling (TAT) current before and after 
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where Fempty is the electric field at the G-R site when the trap-detrap site is empty. ΔF is 
the modulation of electric field at the G-R site caused by electron occupancy into the trap-
detrap site, which is equal to q/4πεSir2. And, r is the distance between the two trap sites, εSi 
is the permittivity of Si, and xT is the perpendicular distance between the trap-detrap site 
and the interface. 
  However, the direction of ΔF varies with the position of trap-detrap site despite of 
same distance between two trap sites. In general, the direction of ΔF is not parallel to that 
of Fempty as illustrated in Fig. 1.12. The method for Ffilled derivation should be newly 
proposed as a further step.. Fig. 1.12 demonstrate cross section view of n-MOS transistor 
with two trap sites interacting with each other in case of empty trap-detrap site (Fig. 1.12 
(a)) and trap-detrap site filled with electron (Fig. 1.12 (b)). In Ref. 23, Ffilled was 
represented as vector summation of Fempty and ΔF. Ffilled was derived using the 2nd cosine 
law as follows [18]: 
























Fig. 1.12. Cross-section of n-MOS transistor with two trap sites interacting with each 
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On the contrast to the above result (Eq. (1.5)), capture cross section variation of G-R 
site with electron capture into the trap-detrap site (σfilled/σempty) was considered in Ref. [18], 
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Based on the Eq. (1.3) and above results, Ifilled/Iempty could be represented as the product 
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Fig. 1.13 plots Ifilled/Iempty as a function of r with different xT based on the Eq. (1.8). The 
point of intersection between Eq. (1.8) and Ihigh/Ilow curve extracted from the measured 
time-domain RTN waveform corresponds to the distance between the two trap sites r.  
 






























xT = 0 A 
xT = 5 A 
xT = 10 A 




Fig. 1.13. The TAT current ratio before and after electron trapping (Ifilled/Iempty) with 
various xT as a function of r [18] 
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In Ref. [23], RTN in TAT GIDL current region was actually measured in n-type 
MOSFET. Fig. 1.14 (a) shows the measured GIDL current at 298 K with increasing the 
bias between the drain and the gate, VDG. The ratio of τlow to τhigh [ln(τlow/τhigh)] and its 
linear slope with VDG are also indicated in Fig. 1.14 (b). From the slope of the line, it can 
be known that the trap-detrap site causing RTN in TAT GIDL current was located at 0.7 
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Fig. 1.14. (a) Measured time-domain GIDL current at 298 K with increasing VDG and (b) 
Ratio of τlow to τhigh [ln(τlow/τhigh)] and its linear slope with increasing VDG. [18] 
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Fig 1.15 (a) showed the Ifilled/Iempty value with VDG measured from Fig. 1.14 (a). The 
measured current ratio between Ifilled and Iempty was about 5.4 at VDG = 2.7 V. Using the Fig. 
1.13 and Fig. 1.15 (a), the distance between two trap sites r was extracted at each RTN-
measured VDG value in Ref. [18]. Fig 1.15 (b) showed the extracted distance between the 
two states at different VDG values. In this figure, the extracted r value was almost constant 
for different VDG values. This confirmed the validity of the extraction result. The extracted 
r value was 11.0 Å. If the fluctuation of the capture cross-section is ignored, the first term 
in the right-hand-side of Eq. (1.8) is not used in the extraction procedure and the extracted 
distance r would be about 16.5Å, which indicates that about a 50% error can be made. 
The extracted distance r was interpreted under the framework of an inter-atomic 
distance in the silicon interface lattice structure in case of interface trap-detrap site [18]. 
The interface trap sites at Si/SiO2 are generally the dangling bonds of the un-passivated 
silicon atom at the interface. Fig. 1.16 showed the top view of the silicon lattice structure 
at (100) surface. Since the lattice constant of the silicon is 5.43 Å, the distance between 
atom A and atom B in the figure is 10.86 Å. From the above result, indicating that the 
extracted average r value is 11.0 Å, it could be concluded that the two trap sites at the two 
atom sites of A and B are possibly involved in RTN in TAT GIDL current [18]. 
- 18 - 
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Fig. 1.15. (a) Measured current ratio (Ifilled/Iempty) as a function of VDG and (b) Extracted 
distance between the two interface trap sites (r) with VDG [18]. 










Fig. 1.16. Aerial view of silicon interface atom lattice structure [18] 
 
 
However, this analysis still has weakness on accurately extracting the distance between 
two trap sites despite of many advances. In previous researhces, the permittivtiy of silicon 
εSi has been simply used for the modulation of electric field at the G-R site ΔF caused by 
electron occupancy into the trap-detrap site although G-R site is located at 
silicon/dielectric interface [12],[18]. In fact, the permittivity of silicon and dielectric 
should be both considered for ΔF in electrostatics theory, which will be explained in this 
thesis. 
Thus far, the characteristics of trap sites causing RTN in TAT GIDL current have been 
analyzed through various researches. However, it was not clearly determined how to 
occur RTN in GIDL current. That is, trapping mechanism into the trap-detrap site have 
- 20 - 
not been investigated. Also, the method for distinguishing possible trapping mechanism 
have not been proposed. Since trapping mechanism can provide the insight for 
understanding the physical characteristics of the trap sites, trapping mechanism should be 
clearly researched and determined. 
In addition, the previous researches on RTN in TAT GIDL current has mainly focused 
on the drain/gate-interacted trap-detrap site located in dielectric and at interface based on 
charge state fluctuation model ((1) and (2) in Fig. 1.17). However, trap-detrap site inside 
drain region ((3) in Fig. 1.17) have a probability for causing RTN in TAT GIDL current. 
The parameters of trap sites in case of trap-detrap site inside drain region has not ever 












(1) : Drain interacted 
trap-detrap site
(2) : Gate-interacted 
trap-detrap site
(3) : Trap-detrap site 
inside Drain
 
Fig. 1.17. The type of trap-detrap sites causing RTN in GIDL current. 
 
 
In addition to the researches on the RTN in TAT GIDL current, the various device 
structures for access transistor in DRAM cell have been proposed. The requirements for 
access transistor are to minimize leakage current and increase on current. The 
conventional planar Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET) has 
limitations as very scaled DRAM cell transistor due to the short channel effect (SCE) 
which results in increase of leakage current.  
In order to overcome the this limitation, recessed structure such as RCAT and SRCAT 
was proposed [22],[23]. This structure has been widely used and commercialized in 
DRAM manufacturing companies. Fig. 1.18 shows the cross-section view of RCAT and 
SRCAT structures. As shown in Fig 1.18, recessed structure has advantage of longer 
effective channel length (Leff) and increase on gate controllability in same device 
demension. This feature results in the suppression of short channel effect (reduction of 
- 22 - 
leakage current). However, recessed structure has large gate-to-drain overlap region. This 
suggests that larger GIDL current flows through drain, which causes the retention time 
degradation in DRAM cell. 
The Buried-Gate CAT (BCAT) structure was newly proposed in order to resolve this 
problems [24]. Fig. 1.19 shows the cross-section view of BCAT structure. The TiN metal 
gate is usually used. And, a part of TiN metal gate is etched below the silicon surface. 
These features makes the very short gate-to-drain overlap region which results in 
extremely small GIDL current and low resistive interconnect [24]. The researches on the 
GIDL current RTN in RCAT and SRCAT has been conducted [13]. However, GIDL 
current RTN in BCAT structure can’t be measured easily and the studies on GIDL current 
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Fig. 1.18 The cross-section view of (a) RCAT and (b) SRCAT structures. 
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1.2 Scopes of thesis 
 
In this thesis, the characteristics and trapping mechanism of trap sites (trap-detrap site 
generation-recombination site (G-R site)) in case of trap-detrap site inside dielectric or 
drain region causing Random Telegraph Noise (RTN) in Trap-assisted Tunneling (TAT) 
GIDL current were analyzed based on the RTN measurement in GIDL current and 
proposed equations. The several weaknesses and problems commented in introduction 
section are supplemented through various method in the theis.  
In chapter 2, RTN in TAT GIDL current in MOSFET was measured. Based on this 
measurement, analysis of two trap sites (G-R site and trap-detrap site) causing RTN in 
TAT GIDL current were conducted in case of trap-detrap site inside oxide. In addition, the 
effective permittivity of two different materials was used to accurately extract the 
distance between two trap sites causing RTN in TAT GIDL current. 
In chapter 3, two possible trapping mechanisms were explained. And, trapping 
mechanism was determined based on the extracted activation energy of time constants in 
RTN in GIDL current with respect to temperature. 
In chapter 4, trap-detrap site inside drain region causing RTN in TAT GIDL current was 
actually measured in BCAT for the first time. The equations for parameters related with 
the characteristics of trap sites were derived. Based on the equations and extraction 
methods, the characteristics of trap sites causing RTN in TAT GIDL current were 
extensively analyzed.  
- 25 - 
Chapter 2  
The extraction of distance between two trap sites 
causing RTN in TAT GIDL current in case of oxide 
Trap-detrap site 
 
In this chapter, measurement and analysis of two trap sites (G-R site and trap-detrap 
site) causing random telegraph noise (RTN) in trap-assisted tunneling (TAT) gate-induced 
drain leakage (GIDL) current were presented in case of trap-detrap site inside dielectric. 
In addition, the proper effective permittivity of two different materials was used to 




Random telegraph noise (RTN) occurs when charges are randomly trapped and de-
trapped from trap-detrap site that have an energy level within a few kT from the Fermi 
level and are located in the gate oxide or at Si/dielectric interface [25],[26]. Gate-induced 
drain leakage (GIDL) current mainly flows due to band-to-band (BTB) or trap-assisted 
tunneling (TAT), and it is the dominant leakage current component in dynamic random-
access memory (DRAM) cells [27],[28]. RTN in the GIDL current has been reported to be 
the primary origin of the variable retention time phenomenon that significantly affects the 
retention characteristics of DRAM cell [9]. 
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Recent studies on GIDL current RTN in the TAT region have been conducted, and the 
distance between two trap sites that cause RTN in TAT GIDL current was determined 
according to the current ratio between TAT GIDL current before and after electrons are 
captured in the trap-detrap site [17],[18]. 
However, previous studies suffered from a couple of drawbacks and limitations. First, 
the permittivity of silicon was only used to calculate the variation in the electric field 
instead of the effective permittivity [17],[18]. These disadvantages have resulted in an 
inaccurate extraction of the distance between two traps. Second, analyzed trap-detrap sites 
causing RTN in TAT GIDL current region were only located at the Si/dielectric interface. 
However, trap-detrap site inside dielectric can also cause the RTN in TAT GIDL current.  
In this chapter, we characterized the trap sites that produced GIDL RTN in the TAT 
region in case of trap-detrap site inside dielectric. The proper effective permittivity for a 
variation in the electric field variation can be used to obtain the distance between two trap 
sites in a device in which the RTN is measured for an oxide trap-detrap site. These 
analyses provide a better understanding of the physical characteristics of trap sites causing 
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2.2 Measurement setup and Background 
 
The devices used for this experiment consisted of a planar bulk n-MOSFET with a gate 
length of 280 nm (sample A) and 250 nm (sample B), a gate width of 10 μm, and a gate 
oxide thickness of 6.9 nm. Poly-silicon is used in the devices as the gate material, and the 
doping concentration of the source and drain is of 9x1019 cm-3. In contrast, the doping 
concentration of the substrate region is of 8.4x1017 cm-3. 
Unlike drain current RTN, two trap sites are involved for RTN in TAT GIDL current 
as shown in Fig. 2.1. The generation-recombination site (G-R site) is just stepping-stone 
at the TAT GIDL current. The amplitude of electric field and capture cross section of G-
R site is modulated with electron occupancy into the trap-detrap site, which results in the 




















Fig. 2.1. Cross section of n-MOS transistor with two trap sites interacting with each other. 
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Fig. 2.2 (a) and (b) show the ID-VDG curves for the devices at 323K. Trap-assisted 
tunneling (TAT) can be seen to be dominant when the voltage applied between the drain 
and the gate VDG= 4.4 V. Above that, a band-to-band tunneling current is dominant. Fig. 
2.2 (c) and (d) show time-domain two-level RTNs during TAT GIDL current at a VDG of 
3.5–3.7 V (sample A) and 3.1–3.3 V (sample B) with 0.05 V intervals. The time constant 
ratio [ln(τc/τe)] is a function of VDG can be extracted from the RTN measurement data in 
TAT GIDL current. From this value, the value of trap depth (xT), which is the distance 
between the trap-detrap site and the interface, can be calculated by using Eq (1.2) [11]. 
The obtained depth (xT) of each trap-detrap site are 0.55 nm in sample A and 0.68 nm 
in sample B, respectively. In addition, the activation energy (Ea) of the TAT current was 
measured at 0.60 eV in sample A and 0.54 eV in sample B, respectively. The equation for 
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This value (Ea,TAT) can be used to obtain the energy level of a G-R site (ET-Ei) as 
indicated in Eq. (2.1) [20]. It can be known that the extracted Ea of the TAT current in 
each sample has relatively large value. This result can be explained as follows. The 
amount of energy band-bending at the drain is small in the TAT current (small F). Thus, 
the G-R site should be located far above the intrinsic level (Ei) for TAT being occurred. 
This means that the Ea of the TAT current is large. From the Eq. (2.1), the ET-Ei values 
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were extracted to 0.16 eV and 0.11 eV, respectively. 
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Fig. 2.2. ID-VDG curve for devices with RTN (a) at 323K with W/L = 10/0.28 μm (sample 
A) and (b) at 318K with W/L = 10/0.25 μm (sample B). Time-domain RTNs for a TAT 
GIDL current (c) at 323K (sample A) and (d) at 318 K (sample B) with an increase in VDG. 
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Fig. 2.3 uses an energy band diagram to show the depths and the energy levels of the 
two trap sites in each sample. From this figure, it can be known that trap-detrap site in 






















Fig. 2.3. The depths and energy levels of two trap sites in an energy band diagram of each 
sample. 
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2.3 Accurate extraction of the distance between two 
trap sites 
 
The ratio between the TAT GIDL current before and after electron capture in the trap-
detrap site (Ifilled/Iempty) was determined by using the following equation for the interface of 































      (2.2) 
 
where Ifilled and Iempty respectively represent the current levels when the trap-detrap site 
is filled with an electron and when it is empty. In this equation, εsi is the permittivity of 
silicon, r is the distance between the two trap sites, and Fempty is the electric field at the G-
R site when the trap-detrap site is empty. However, contrary to the observations presented 
in Ref. [18], the effective permittivity εeff should be used to more accurately calculate 
Ifilled/Iempty if the G-R site is located at the Si/SiO2 interface [29], [30]. εeff is the effective 
permittivity and is equal to (εsi+εox)/2, and εox is the permittivity of SiO2. Based on the Fig. 
2, the following equation can be derived using the 2nd cosine law: 
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          (2.3) 
 
In this equation, Ffilled is the electric field at the G-R site when the trap-detrap site is 
filled with electron. And, ΔF is the modulation of electric field at the G-R site caused by 
electron occupancy into the trap-detrap site, which is equal to q/4πεeffr2. To verify this 
explanation, Fig. 2.4 plots simulation data of ΔF versus r in planar bulk n-MOSFET 
having same dimension with sample A [31]. And, the ΔF equations in case of q/4πεeffr2 
and q/4πεSir2 are also plotted with the simulation data of ΔF versus r. As indicated in Fig. 
2.4, the simulation data of ΔF is well fitted with ΔF which is equal to q/4πεeffr2. From the 
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Therefore, Ifilled/Iempty can be expressed as the following equation for the case of an 
oxide trap-detrap site (xT ≠ 0): 
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2.4 Results and Discussion 
 
Fig. 2.5 (a) and (b) shows the Ifilled/Iempty ratio against VDG in sample A and B, 
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respectively. Ifilled and Iempty respectively represent the current levels when the trap-detrap 
site is filled with an electron and when it is empty. The Ifilled/Iempty value can be used to 
determine the distance between the two trap sites (r). Fig. 2.6 (a) shows the plots for Eq. 
(2.5) and for the Ifilled/Iempty value obtained in Fig. 2.5 (a) when VDG = 3.6 V, T = 323 K, 
and xT = 0.55 nm (sample A). The point of intersection between the two curves 
corresponds to the distance between the two trap sites, which is 1.71 nm in this case. Fig. 
2.6 (b) shows the r value with respect to VDG. If εsi were used as the permittivity for the 
ΔF instead of εeff, the r value would be 1.54 nm, which indicates that an error of about 
9.9 % was made. 
Fig. 2.7 shows the cross-section of the positions of the two trap sites in the gate-to-
drain overlap region. The xT and r values extracted from Fig. 2.13 and 2.15 can be used to 
accurately determine the relative positions of the trap sites causing RTN in the TAT GIDL 
current. 
The distance between the two trap sites (r) can be also extracted using similar manner 
in case of sample B. Fig. 2.8 (a) shows the plots for Eq. (2.5) and for the Ifilled/Iempty value 
obtained in Fig. 2.5 (b) when VDG = 3.2 V, T = 318 K, and xT = 0.68 nm (sample B). The 
point of intersection between the two curves corresponds to the distance between the two 
trap sites, which is 1.59 nm in this case. 
Fig. 2.9 shows the cross-section of the positions of the two trap sites in the gate-to-
drain overlap region. The extracted xT and r values can be also used to accurately 
determine the relative positions of the trap sites causing RTN in the TAT GIDL current. 
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Fig. 2.5. Measured Ifilled/Iempty with respect to VDG in (a) sample A and (b) sample B 
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Fig. 2.6. (a) Ifilled/Iempty value and Ifilled/Iempty extracted from Fig. 2.5 (a) with respect to r 
and (b) r extracted with VDG when T=323 K and xT=0.55 nm (sample A) 
 















Fig. 2.7. Illustration of the distance between two trap sites based on the results shown in 
Fig. 2.6 (b). (VDG = 3.6 V in sample A) 
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Fig. 2.8. (a) Ifilled/Iempty value and Ifilled/Iempty extracted from Fig. 2.5 (b) with respect to r 
and (b) r extracted with VDG when T=318 K and xT=0.68 nm (sample B) 
 














Fig. 2.9. Illustration of the distance between two trap sites based on the results shown in 












- 38 - 
2.5 Summary 
 
The RTNs in TAT GIDL current caused by oxide trap-detrap site were actually 
measured in n-MOSFET transistor. The two trap sites (G-R site and trap-detrap site) that 
cause RTN during TAT GIDL current were physically characterized. And, the distance 
between the two trap sites causing RTN in TAT GIDL current was accurately determined 
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Chapter 3. Analysis on Trapping Mechanism of 




Gate-induced drain leakage (GIDL) current is most dominant leakage component in 
DRAM cell [21]. And, random telegraph noise (RTN) in GIDL caused by trap-detrap 
sites in the overlap region between gate and drain has been considered as the origin of 
variable retention time (VRT) phenomenon in DRAM cell. Thus, various researches on 
the GIDL RTN have been conducted [11],[15]. However, the accurate analysis on 
trapping mechanism of GIDL RTN has not been implemented yet. In this chapter, GIDL 
RTN with different VDG and temperature was characterized. From these data, we extracted 
the physical parameters of trap-detrap site causing GIDL RTN. And, we determined the 
trapping mechanism based on activation energy comparison of capture and emission time. 
 
3.2 Results and Discussion 
 
We measured 2-level GIDL RTN in the planar n-type MOSFET with W/L of 0.5/0.12 
μm and SiO2 thickness of 3.7 nm. And, we characterized GIDL RTN with respect to VDG 
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and temperature, while the gate, source and body bias were fixed to 0 V in order to 
neglect the other leakage components except GIDL current. Fig. 3.1 (a) shows measured 
time-domain GIDL RTN data with increasing VDG at room temperature. From this figure, 
capture time (τc) and emission time (τe) were extracted. The τc, τe variation with VDG is 
plotted in Fig. 3.1 (b). The ratio of τc to τe (ln(τc/τe)) and its linear slope with VDG are also 
indicated in Fig. 3.1 (c). Based on these results, we can extract the depth (xT) & energy 
level (Ecox-ET) of the trap-detrap site [11].  
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Fig. 3.1 (a) Measured time-domain data of GIDL RTN, (b) capture time (τc) and emission 
time (τe) variation, and (c) the ratio of τc to τe (ln(τc/τe)) and its linear slope with VDG for 
the sample (W/L = 0.5/0.12 μm, Tox = 3.7 nm). 
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Fig. 3.2 depicts xT and ECox-ET of trap-detrap site causing GIDL current RTN at the 
energy diagram. The xT and ECox-ET value are 0.03 nm and 3.45 eV with Nd of 4.1x1019 
cm-3, respectively. The trap-detrap site can be interpreted as interface trap-detrap site. Fig. 
3.3 (a) shows the measured time-domain GIDL current RTN at the constant VDG (VDG = 
2.7 V) with temperature. Time constants (capture time (τc) and emission time (τe)) can be 






     
                        (3.1) 
 
where τ0 is the pre-factor, k is Boltzmann’s constant, T is absolute temperature, and Ea 
is activation energy value of time constants. The activation energy value Ea of time 
constants can be extracted through the linear slope with 1/kT in Arrhenius plot. Fig. 3.3 
(b) shows Arrhenius plot of τc and τe. The each activation energy value of τc and τe was 
indicated in the inset of Fig. 3.3 (b). It can be noted that the activation energy of τc is 
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Fig. 3.3 (a) Time-domain GIDL RTN data at VDG=2.7 V with various temperature, and (b) 





- 44 - 
Fig. 3.4 (a) shows the time domain for the RTN measured in the TAT GIDL current 
with various temperatures at a constant value of VDG (VDG = 3.55 V) (in sample A of 
chapter 2). Fig. 3.4 (b) shows Arrhenius plots for τc and τe. Ea value can be extracted using 
similar manner applied in Fig. 3.3 (b). The Ea value for τc (0.10 eV) is smaller than that 
for τe (0.13 eV) on the contrary to the Fig. 3.3. In Fig. 3.3 and 3.4, charge trapping is 
generally possible with either electron trapping from conduction band (mechanism 1) or 
valence band (mechanism 2). 
 Fig. 3.5 illustrates the two possible mechanisms for electron trapping from conduction 
band (Fig. 3.5 (a)) and valence band (Fig. 3.5 (b)). As compared the energy level of trap-
detrap site, conduction band and valence band in Fig. 3.5, mechanism 1 occurs if Ea of 
capture time is smaller than Ea of emission time. On the other hand, mechanism 2 occurs 
under the condition that Ea of capture time is larger than Ea of emission time. τc at each 
trapping mechanism with consideration of tunneling probability can be calculated using 
the equations in TABLE 3.1 [12]. As indicated in Fig. 3.3. (b), Ea of τc is 0.79 eV and 
Ea(τc) is larger than Ea(τe). In addition, surface potential (ψs) at VDG=2.7 V is -0.353 V. 
This implies that it is impossible to explain the electron trapping through mechanism 1. 
Instead, mechanism 2 is appropriate mechanism to explain the trapping mechanism. And, 
|EB| and Et -Ev can be calculated from the extracted parameters, which has values of 0.013 
eV and 0.78 eV at VDG=2.7 V & 298 K, respectively [32].  
On the other hand, because the activation energy value for τc (0.10 eV) is smaller than 
that for τe (0.13 eV) and surface potential (ψs) at VDG=3.55 V is -0.099 V in case of Fig. 3. 
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4, electron trapping mechanism of Fig. 3.4 can be explained by trapping from conduction 
band instead of valence band (mechanism 1) [33]. 
Fig. 3.6 (a) and (b) illustrate the lattice coordinate reconfiguration of electron trap-
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Fig. 3.4. (a) Measured time-domain of TAT GIDL RTN when VDG = 3.55 V, and (b) τc and 
τe time constants with an increase in temperature. The activation energy values of τc and τe 
are also indicated in the inset of Fig. 3.4 (b). 
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 Fig. 3.5. Illustrations on two possible electron trapping mechanism: electron trapping (a) 
from conduction band (mechansim 1) and (b) valence band (mechanism 2). 
 
TABLE 3.1. The equation for capture time with consideration of tunneling probability in 
case of mechanism (a) 1 and (b) 2. 
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Fig. 3.6. Lattice coordinate reconfiguration of the electron trap-detrap site in case of (a) 
Fig. 3.3 and (b) Fig. 3.4. 
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3.3 Summary 
 
The GIDL current RTN with variation to VDG and temperature was measured and 
analyzed. Through time constants variation with VDG, the depth and energy level of trap-
detrap site could be extracted. The larger activation energy value of τc extracted from the 
GIDL RTN data with temperature suggests that electron trapping occurs from the valence 
band, whereas the smaller activation energy value of τc suggests the electron trapping 
from conduction band. The GIDL current RTN which occurred by electron trapping from 
conduction band was for the first time measured in planar n-MOSFET. These analyses 
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Chapter 4  
Measurement and Analysis on Trap sites causing 
RTN during TAT GIDL current in case of Trap-
Detrap site inside Drain region 
 
In this chapter, trap-detrap site inside silicon region (drain region) causing RTN in trap-
assisted tunneling (TAT) gate-induced drain leakage (GIDL) current was actually 
measured in Buried cell array transistor (BCAT) for the first time. From above 
measurement and derived equation in above chapters, the parameters related with the 





Recently, buried-gate CAT (BCAT) structure has been used as DRAM cell transistor 
instead of recessed structure [34]. Conventional recessed structure has several advantages 
of large degree of integration and short channel effect suppression due to the increase in 
effective channel length. However, recessed structures such as RCAT and SRCAT have 
relatively large gate-to-drain overlap length. This fact causes larger GIDL current (or 
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leakage current). Instead, BCAT structure has additional advantage of very short overlap 
length between gate and drain region, which results in extremely small GIDL current. 
This results from the fact that a part of TiN metal gate is etched below the silicon surface 
as indicated in Fig. 1.6. 
Gate-induced drain leakage (GIDL) current mainly flows due to band-to-band (BTB) 
or trap-assisted tunneling (TAT), and it is the dominant leakage component of current in 
dynamic random-access memory (DRAM) cells [27]. RTN in the GIDL current has been 
reported to be the primary origin of the variable retention time (VRT) phenomenon that 
significantly affects the retention characteristics of DRAM cells [9]. Until now, the 
researches on GIDL RTN have been focused on the trap-detrap site in the dielectric and 
silicon/dielectric interface. However, trap-detrap site inside silicon region (drain) can 
cause the RTN in GIDL current occasionally. Even though, the researches and 
methodology for analyzing the characteristics of trap-detrap site inside silicon region has 
been rarely conducted.  
In this chapter, trap-detrap site inside drain region causing RTN in TAT GIDL current 
was actually measured in BCAT for the first time. Finally, the physical parameters related 
with the characteristics of trap-detrap and generation-recombination (G-R) site were 
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4.2 The depth and energy level of trap-detrap site 
inside drain region 
 
Previous researches reported that the RTN in TAT GIDL current occurs due to the trap-
detrap site inside dielectric or at interface [17-18, 33]. In fact, trap-detrap site inside drain 
region also causes the RTN in TAT GIDL current as shown in Fig. 4.1. However, this 
trap-detrap site could not be distinguished from the trap-detrap site inside dielectric or at 
interface. In addition, this trap-detrap site type have not been measured in RCAT or BCAT. 
In this section, trap-detrap site inside drain region will be distinguished from the other 
trap-detrap site type (inside dielectric or at interface) and the depth equation of this trap-
detrap site will be derived.  
Table 4.1 indicates the time constants (τc and τe) variation with VDG and VB. Unlike the 
trap-detrap site inside dielectric or at interface, the trap-detrap site inside drain region 
have the time constants dependence on VB, whereas the trap-detrap site inside dielectric or 
at interface have no time constants dependence on VB.  
Fig. 4.2 demonstrates the VB dependence of time constants using the energy band 
diagram at the drain-to-body junction (AA’) assuming that the trap-detrap site is located 
inside depletion region of drain. The energy band diagram in body region is shifted 
upward as more negative bias is applied in body (red line). This results in the increase of 
ET-Efn, which suggests that the probability for hole-capturing into the trap-detrap site 
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increases (τc decrease and τe increase). On the other hand, if the trap-detrap site is located 
in the neutral region of drain, τc and τe has weak dependance on VB. 
 
 
TABLE 4.1. The time constant variation with VDG and VB in case of trap-detrap site 















Fig. 4.1. The trap-detrap site inside drain region causing RTN in GIDL current. 
 













Fig. 4.2. The energy band diagram variation in drain-to-body junction as more negative 
VB is applied. (AA’ in Fig. 4.1) 
 
The derivation procedures for the depth of trap-detrap site inside drain region (xTSi) will 
be explained briefly. The fundamental equation for depth extraction of trap-detrap site is 
as follows [25]: 
 
1









                  (4.1) 
 
where ET is the energy level of trap-detrap site, and EF is the Fermi level. 
- 54 - 
 
Fig. 4.3. The energy band diagram and related parameters for deriving the depth of trap-
detrap site located inside silicon region. 
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In order to calculate surface potential at xTSi (ψ), it is assumed that the shape of energy 
band in drain region in Fig. 4.3 is parabolic. Based on the above fact, ψ can be calculated 
using following simple equation [35]. In this equation, ψs is the surface potential at the 
drain neutral region which is represented in Ref. [11]. 





                          (4.4) 
 
where Wd is the width of depletion region in silicon, which is equal to 2 | |si s DqN  . 
In the equation for Wd, εsi the permittivity of silicon and ND is the doping concentration of 
drain region. Using the equations from Eq. (4.1) to Eq. (4.4) and differentiating with VDG, 
following equation can be represented as follows: 
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Where T is absolute temperature and k is the Boltzmann constant. Finally, arranging the 
Eq. (4.5) in terms of xTSi, the final equation for the depth of trap-detrap site (xTSi) 
extracting can be expressed.  
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where T is absolute temperature and k is the Boltzmann constant. εsi the permittivity of 
silicon, ND is the doping concentration of drain region and ψs is the surface potential of 
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drain region. 
 
4.3 TAT GIDL current RTN measurement in 
BCAT cell array 
 
Fig. 4.4 shows the IGIDL-VD curves per 1 transistor with various temperatures in BCAT 
array. From this figure, the VD range where TAT or BTB GIDL current mainly flow can be 
determined at each temperature. The region where IGIDL has weaker dependence on VD 
corresponds to the TAT GIDL current region.  
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Fig. 4.4. Measured IGIDL-VD curves per 1 transistor with various temperatures in BCAT 
array (VG= -0.4 V) 
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And, the time-domain GIDL-current RTN as a function of VB at 338 K are shown in 
Fig. 4.5 (a). In these measurements, gate voltage (VG) was fixed to the -0.4 V. Considering 
the RTN-measured VD range and Fig. 4.5 (a), it can be verified that GIDL RTN occurs at 
TAT current region in this sample. From the RTN measurement in the TAT GIDL current, 
capture time τc, and emission time τe as a function of VB were extracted as shown in Fig. 
4.5 (b). τc decreases with VB, whereas τe increases with VB. Based on the VB dependence of 
time constants, it can be determined that the trap-detrap site causing GIDL RTN in TAT 
current region is located inside silicon (drain region).  
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Fig. 4.5. (a) Measured time-domain GIDL RTN in TAT current with an increase in VB at 
338 K, (b) extracted capture time (τc) and emission time (τe) with an increase VD. 
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The time-domain GIDL-current RTN as a function of VD at 338 K are also shown in 
Fig. 4.6 (a). In Fig. 4.6, hole trapping into the trap-detrap site is considered instead of 
electron trapping. From this RTN measurement, τc, τe, and time constant ratio ln(τe/τc) as a 
function of VD were extracted as shown in Fig. 4.6 (b) and (c). τc decreases with VD, 
whereas τe increases with VD. Using the linear slope of ln(τe/τc) with VD and equations in 
Eq. 4.6, we can extract the depth (xTSi) and energy level (ECT – ET) of trap-detrap site. The 
extracted value of xTSi and ECT-ET are 2.02 nm and 0.26 eV, respectively. Fig. 4.7 indicates 
xT and ECT – ET of this trap-detrap site in an energy band diagram. 
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Fig. 4.6. (a) Measured time-domain GIDL RTN in TAT current with an increase in VD at 
338 K, (b) extracted capture time (τc) and emission time (τe) with an increase VD, and (c) 
the ratio of τe to τc [ln(τe / τc)] and its linear slope with an increase in VD. 





xT = 2.02 nm
ECT – ET = 0.26 eV
 
Fig. 4.7. The depth (xTSi) and energy level (ECox – ET) of measured trap-detrap site.  
 
On the other hand, the time-domain GIDL-current RTN as a function of VB at 348 K 
are shown in Fig. 4.8 (a). From the RTN measurement in the TAT GIDL current, τc and τe  
as a function of VB were extracted as shown in Fig. 4.8 (b). Because there are no VB 
dependence of time constants, it can be determined that the trap-detrap site causing GIDL 
RTN in TAT current region is not trap-detrap site located inside drain region but trap-
detrap site inside dielectric. 
In order to extract the depth and energy level of this trap-detrap site, the time-domain 
GIDL-current RTN as a function of VD at 348 K are measured as shown in Fig. 4.9 (a). 
From this RTN measurement, τc, τe, and time constant ratio ln(τc/τe) as a function of VD 
were extracted as shown in Fig. 4.9 (b) and (c). τc increases with VD, whereas τe decreases 
- 60 - 
with VD. Using the linear slope of ln(τc/τe) with increase in VD and equations mentioned in 
chapter 1, xTDrain and ECox-ET can be extracted as 0.37 nm and 4.02 eV, respectively. 
 
 










































 = 0.1 V
V
B
 = 0 V
V
B
 = -0.1 V
V
B




















Fig. 4.8. (a) Measured time-domain GIDL RTN in TAT current with an increase in VB at 
338 K, (b) extracted capture time (τc) and emission time (τe) with an increase VD. 
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Fig. 4.9. (a) Measured time-domain GIDL RTN in TAT current with an increase in VD at 
338 K, (b) extracted capture time (τc) and emission time (τe) with an increase VD, and (c) 
the ratio of τe to τc [ln(τe / τc)] and its linear slope with an increase in VD. 
 
 
Fig. 4.10 (a) shows the measured Ihigh/Ilow per 1 transistor with increase in VD from the 
Fig. 4.6 (a). Fig. 4.10 (b) shows the plots for Eq. (5.4) & Eq. (5.5) and for the Ihigh/Ilow 
value obtained in Fig. 4.10 (a) when VD = 1.5 V, T = 338 K, and xT = 2.02 nm. The point 
of intersection between the two curves corresponds to the distance between the two trap 
sites. From the Fig. 4.10 (b), it can be noted that different r values are extracted with 
respect to the VD. The equation for Ifilled/Iempty can be represented as follows: 












g F F F
I rkT F F


   
           
 (5.6) 
 
In this equation, g(Fempty) term can be expressed using below equation [31].  
 
2
( ) exp[ ][2 ( )]
3 2empty
E E
g F E erfc                 (5.7) 
 
In this equation, E  is equal to E/E0. And, E0 can be represented to 308 ( )tm m kT q . The 
equation for erfc(x) is the error complementary function. Fig. 4.11 (a) plots the r value 
with respect to VD. The extracted r values are almost constant for different VD value, 
which confirms the validity of the extraction result. The extracted r value is 2.13 nm. Fig. 
4.11 (b) shows the cross-section of the positions of the two trap sites in the gate-to-drain 
overlap region of BCAT device. The xT and r values extracted from Fig. 4.7 and 4.11 (a) 
can be used to accurately determine the relative positions of the trap sites causing RTN in 
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Fig. 4.10. (a) The calculated Ihigh/Ilow per 1 transistor with increase in VD and (b) the plot 
of calculated Ihigh/Ilow per 1 transistor and equations for Ifilled/Iempty. 
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Fig. 4.11. (a) Extracted r with increase in VD and (b) Illustration on the relative positions 
of two trap sites. 
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4.4 Summary 
 
In this chapter, trap-detrap site inside drain region causing RTN in trap-assisted 
tunneling gate-induced drain leakage current was distinguished and actually measured in 
Buried cell array transistor for the first time. Finally, using the equations and 
methodologies mentioned in above chapters, the parameters related with the 
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5. Conclusion 
 
In this thesis, the characteristics and trapping mechanism of trap sites in case of trap-
detrap site inside dielectric or drain region causing RTN in TAT GIDL current were 
measured and analyzed based on the proposed equations and methdologies. 
Based on the GIDL RTN measurement data in n-MOSFET, the distance between the 
two trap sites causing RTN in TAT GIDL current was accurately extracted for the oxide 
trap-detrap site by making proper use of the effective permittivity of two different 
materials. 
The trapping mechanism was determined based on the activation energy comparison of 
capture and emission time. The electron trapping from conduction band was for the first 
time measured based on the smaller activation energy value of capture time as well as the 
electron trapping from valence band. 
RTN in TAT GIDL current caused by trap-detrap site inside drain region was actually 
measured and analyzed in BCAT array. The parameters related with the characteristics of 
trap-detrap and G-R site were extracted and analyzed using the equations and 
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초    록 
 
 
DRAM cell에서 발생하는 variable retention time (VRT) 현상은 DRAM 
cell retention time을 열화시키는 주된 요인 중 하나이며, 최근 큰 문제가 
되고 있다. 많은 연구를 통하여 VRT 현상은 GIDL 전류 영역 random 
telegraph noise (RTN)에 의해 발생한다는 것이 밝혀졌다. 그러므로, VRT 
현상을 정확히 이해하기 위해서는 GIDL 전류 RTN의 원인이 되는 트랩에 
대한 물리적 특성 이해가 반드시 이루어져야 한다. 현재까지는 band-to-
band 터널링 영역에서의 GIDL 전류 RTN 연구가 주를 이루었고 이 전류 
영역에서 RTN을 발생시키는 트랩 특성을 측정 데이터를 활용하여 추출하고 
분석하는 연구가 많은 문헌들에서 이루어졌다. 하지만, 소자 축소화와 함께 
동작 전압도 감소하면서 GIDL 전류가 주로 trap-assisted 터널링 (TAT)에 
의하여 흐르기 때문에 이 전류 영역에서의 RTN 연구가 중요해진 상황이다. 
다른 RTN 들과는 다르게 TAT 영역에서의 RTN은 2개의 트랩에 의하여 
발생하기 때문에 더 많은 트랩 특성이 분석되어야 하지만 아직 TAT GIDL 
전류에서의 RTN 연구는 부족하고 제한적인 범위에서만 연구가 진행된 
상황이고 정확한 특성 추출을 하기에는 부족한 점들이 많다.  
본 학위논문에서는 TAT GIDL 전류 RTN의 원인이 되는 두 트랩 (trap-
detrap site, generation-recombination site)들의 물리적 특성을 분석하는 
연구를 진행하였다. 특히, MOSFET에서 trap-detrap site가 절연체 내부에 
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존재할 때 TAT GIDL 전류 RTN을 실제 측정하여 각 트랩의 깊이나 에너지 
레벨을 추출하였다. 또한, TAT GIDL 전류 RTN에서의 전류크기 비율과 두 
물질의 유효 유전률을 활용하여 두 트랩 사이 거리를 정확히 추출하는 방법을 
제안하고 실제로 추출하였다.  
두번째, 전자가 trap-detrap site로 트랩핑될 때 어떤 메커니즘을 통해 
트랩핑되는지 time constant들의 activation energy 대소 비교를 통하여 실제 
측정 후 규명하였다.  
마지막으로, MOSFET 뿐만 아니라 실제 DRAM cell로 사용되는 Buried-
Gate CAT (BCAT)에서 TAT GIDL 전류영역 RTN을 실제로 측정하였다. 
특히, 기존의 산화막 또는 계면에 존재했던 트랩뿐만 아니라 trap-detrap 
site가 실리콘 내부에 존재할 때 트랩의 물리적 성질을 추출하는 방법들을 
제안하고 실제 이 경우에서 여러 가지 트랩 성질을 분석하였다. 본 
학위논문에서 진행한 연구는 TAT GIDL 전류 영역에서의 RTN 현상을 
이해하고 분석하는데 도움을 줄 수 있으며, 나아가서 VRT 현상을 이해하고 
이를 줄일 수 있는 방법을 연구하는데 활용될 수 있을 것이다. 
 
주요어 : Trap-assisted 터널링, GIDL 전류 RTN, trap-detrap site, 두 
트랩 사이 거리, 트랩핑 메커니즘 
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